Skip to main content

Basic PLC Ladder Programming Examples 20


Basic PLC Ladder Programming Examples 20

Basic PLC Ladder Programming Training Examples for Beginners.

 Hi friends, here we are starting unique a series of Free Training on PLC Ladder Programming & tutorials. These PLC Ladder Programs are important to learn basics of Ladder programs.

 PLC Ladder Practice Problem: 
Summation of Continuous D Registers

·       Summing up the values of D registers from D101 to DN (the number of N is determined by users) and storing the operation result in D100. If the result < K-32768, the borrow flag = ON; if the result > K32767, the carry flag = ON

          Topics Covered in this example is FOR NEXT PLC instructions of Ladder Program.


Number of PLC Outputs Required
Y0 Borrow flag indicator. When the value in D100 < K-32768, Y0 = ON
Y1 Carry flag indicator. When the value in D100 > K32767, Y1 = ON

Number of PLC Data Registers Required
D100 Storing the sum of all D registers
D500 Storing the executing times of FOR-NEXT loop

PLC Ladder Programming:


Ladder Program Description:

·       The key of the program is to use the index register E1 together with FOR ~ NEXT loop to vary the addend D100E1. When E1 = K1, D100E1 represents D101; when E1 = K2, D100E1 represents D102. Also, when E1 = K10, D100E1 represents D110.
·       The number of continuous D registers is determined by the execution times of FOR ~NEXT loop which is set by D500. If the value in D500 ≤ 1, the loop will execute 1 time. If the value in D500 = K10, the loop will execute 10 times first and then execute the instructions behind 4. Index Registers E, F Design Examples 4-2 DVP-PLC Application Examples the loop.
·       In the first FOR ~ NEXT loop, E1 = K1, so D100E1 represents D101. ADD instruction is executed, and the operation result of D100 plus D101 is stored in D100. Since the summand D100 = K0, the value stored in D100 equals to the value in D101. At the same time, INC instruction is executed to set E1 = K2.
·       In the second FOR ~ NEXT loop, E1 = K2, so D100E1 represents D102. ADD instruction is executed, and the operation result of the values of D100 plus D102 is stored in D100. Since the summand D100 = D101, the value stored in D100 is the sum of the D101 and D102.
·       According to the same process, by the 10th FOR ~ NEXT loop the value in D100 will be the sum of D101, D102, D103, D104, D105, D106, D107, D108, D109 and D110.
·       If the operation result < K-32768, M1021 will be ON to activate the output coil Y0. Borrow flag indicator will be ON. On the contrary, if the operation result > K32767, M1022 will be ON to activate output coil Y1. Carry flag indicator will be ON in this case.
·        
Note: Example is only for training purposes. No practical implementation is done.

 See More PLC Ladder Programming Examples

PLC Ladder Programming Example 1
PLC Ladder Programming Example 2
PLC Ladder Programming Example 3
PLC Ladder Programming Example 4
PLC Ladder Programming Example 5
PLC Ladder Programming Example 6
PLC Ladder Programming Example 7
PLC Ladder Programming Example 8
PLC Ladder Programming Example 9
PLC Ladder Programming Example 10
PLC Ladder Programming Example 11
PLC Ladder Programming Example 12
PLC Ladder Programming Example 13
PLC Ladder Programming Example 14
PLC Ladder Programming Example 15
PLC Ladder Programming Example 16
PLC Ladder Programming Example 17



Comments

Popular posts from this blog

Build a 3000W Stereo Power Amplifier Circuit Diagram

How to Build a 3000W Stereo Power Amplifier Circuit Diagram? Lets start first we define 3000wstereo power amplifier circuit diagram this circuit has a power output of up to 1500W RMS power amplifier circuit is often used to power sound systems spelunker for outdor. In the final image can be seen a series of power amplifiers using 10 sets of power transistors for the ending. This power amplifier circuit using a transistor amplifier from the front, signal splitter, driver and power amplifier. Current consumption required is quite large power amplifier that is 15-20 A 1500W power amplifier circuits for this. Supply voltage needed by the power of this amplifier is the optimal working order symmetrical 130VDC (130VDC-130VDC ground). 1500W amplifier circuit below is a picture series of mono, stereo if you want to make it necessary to make two copies of the circuit. For more details can be viewed directly image the following 1500W power amplifier circuit. The series of High Power Amplifier 15...

Build a Key Operated Gate Locking System Circuit

This simple key-operated gate locking system allows only those persons who know the preset code to open the gate. The code is to be entered from the keypad within the preset time to operate the motor fitted in the gate. If anyone trying to open the gate presses a wrong key in the keypad, the system is disabled and, at the same time, sounds an alarm to alert you of an unauthorized entry. Figs 1 and 2 show the block and circuit diagrams of the key-operated code locking system, respectively. Connect points A, B, C, D, E, F and ground of the circuit to the respective points of the keypad. Keys S7, S16, S14 and S3 are used here for code entry, and the remaining keys are used for disabling the system. It is very important to press the keys in that order to form the code. To start the motor of the gate, press switches S7, S16, S14 and S3 sequentially. If the keys are pressed in a different order from the preset order, the system will lock automatically and the motor will not start. Fig. 1: Bl...

3 Channels Audio Splitter Amplifier Circuit Diagram using TL084

This is the schematic diagram of 3 channels audio splitter amplifier circuit which built using op-amp IC TL084. The 3 channels amplifier output distribution applies a single TL084.   3 Channels Audio Splitter Amplifier Circuit Diagram The very first step is to capacitive coupling having a p. 1.0 ~ electrolytic capacitor. The entries are railways Vee Y2 or 4.5 V. This enables working with an individual 9V power source. A voltage gain of 10 (1 M?/100 Kohm) is obtained in the first stage, as well as the other three floors are connected as a unity gain voltage followers. Every single output stage drives independently through an amplifier output 50 pF capacitor towards the resistance of 5.1 k ohm load. The response range is flat from 10 Hz to 30 kHz.