PLL FM demodulator circuit

A simple PLL FM demodulator circuit using IC XR2212 is shown here. XR2212 is a highly stable, monolithic PLL (phase locked loop) IC specifically designed for communication and control system applications. The IC has 0.01 Hz to 300KHz frequency range, 4.5 to 20V operating voltage range, 2mV to 3Vrms dynamic range, high temperature range, TTL / CMOS compatibility and adjustable tracking range. The block diagram of a typical PLL FM demodulator circuit is shown below.

PLL FM demodulator block diagram

The working of a PLL FM demodulator is very easy to understand.The input FM signal and the output of the VCO is applied to the phase detector circuit. The output of the phase detector is filtered using a low pass filter, the amplifier and then used for controlling the VCO. When there is no carrier modulation and the input FM signal is in the center of the pass band (i.e. carrier wave only) the VCO’s tune line voltage will be at the center position. When deviation in carrier frequency occurs ( that means modulation occurs) the VCO frequency follows the input signal in order to keep the loop in lock. As a result the tune line voltage to the VCO varies and this variation is proportional to the modulation done to the FM carrier wave. This voltage variation is filtered and amplified in order to get the demodulated signal.

Circuit diagram.

PLL FM demodulator

Composite FM signal is applied to pin 2 of the IC. Input impedance of this pin is around 20K and the voltage swing of the input signal must be between 10mV to 5V. Capacitor C5 is meant for frequency compensating the internal output opamp. The capacitor C5 is connected between pin 6 and 8 of the IC and its value can be 20 to 30pF. Co is the timing capacitor for the internal voltage controlled oscillator (VCO). The VCO frequency is inversely proportional to the value of the timing capacitor Co and its range can be 200pF to 10uF. C4 is the input supply by-pass capacitor. Free running frequency of the VCO is determined by the external timing resistor Ro. Value of Ro can be between 10 and 100K. Rx can used for fine tuning the VCO frequency. R1 and C1 forms a PLL loop filter. Resistors Rf and Rc sets the gain of the output amplifier section.

Design.

Center frequency of the voltage controlled oscillator (VCO) , fo must be selected equal to the frequency of the FM carrier wave.
Value of Ro can be in the range 10K to 100k and the recommended value is 20K.
Co = 1/Rofo
C1 = Co/4.
Rf can be taken as 100K and RC can be taken as 80.6K for a +/-4V output swing.
R1 can be taken as 89.3K.

A basic Arduino Solar PV Monitor

I have just recently had solar pv installed, mainly to future proof my energy costs, I do not expect it to be like drilling for oil in my back garden, however the return looks to be encouraging. The install gives you another single unit meter, from this you will see the total amount the panels produce, but that is about it. I wanted to know how much the production was as it was happening, I discovered the light blinks on the front of the meter will flash 1000 times for each kWh of electricity which passes through. The rate of the flashing of the LED tells you how much power is currently passing through the meter. [ ]

Apple releases TV spot for new iPods

Apple has just released a fun commercial to showcase its new line of iPod players and the various colours they come in. The TV spot titled ‘Bounce’, has a bunch of colourful iPod touch, iPod nano and iPod shuffles er…bouncing to music. With all that colour and dancing and bouncing, you may forget that Apple’s latest gen line of iPods has some other awesome features. For instance, the fifth gen iPod touch comes with Siri, 4-inch retina display and an A5 chipset. Maybe the next ad will showcase some of these features with less bouncing.link

3 Channels Audio Splitter Amplifier Circuit Diagram using TL084

This is the schematic diagram of 3 channels audio splitter amplifier circuit which built using op-amp IC TL084. The 3 channels amplifier output distribution applies a single TL084. 3 Channels Audio Splitter Amplifier Circuit Diagram The very first step is to capacitive coupling having a p. 1.0 ~ electrolytic capacitor. The entries are railways Vee Y2 or 4.5 V. This enables working with an individual 9V power source. A voltage gain of 10 (1 M?/100 Kohm) is obtained in the first stage, as well as the other three floors are connected as a unity gain voltage followers. Every single output stage drives independently through an amplifier output 50 pF capacitor towards the resistance of 5.1 k ohm load. The response range is flat from 10 Hz to 30 kHz.

TREE

Search This Blog